# **High Efficiency, 80V, 1.0A Synchronous Step Down Regulator**

### <span id="page-0-0"></span>**GENERAL DESCRIPTION**

The SiLM6880/81 is a high efficiency synchronous step down regulator. It can deliver 1A continuous current. The SiLM6880/81 operates over a wide input voltage range from 6V to 80V and integrates the main switch and synchronous switch with very low  $R_{DSON}$  to minimize the power loss and provide a high efficiency solution.

The SiLM6880/81 adopts the constant on time (COT) control architecture to achieve fast transient response. The ultra-low quiescent and diode emulation mode operation improves the efficiency at light load.

The SiLM6880/81 provides internal soft start to limit inrush current. The programmable UVLO pin provide a flexible way to program the startup input voltage and an open drain power good output to indicate the health of the regulator. It also integrates peak and valley current limit protection, thermal shutdown protection.

The SiLM6880/81 operates over −40°C to +150°C junction temperature range and is available in SOP8- EP package.

### <span id="page-0-1"></span>**FEATURES**

- Wide input voltage range: 6V to 80V
- Output current capability: 1A
- 1.2V reference voltage with ±1.5% accuracy over temperature
- Integrates low  $R_{DSON}$  high side/ low side FET: 600mΩ/290 mΩ
- 20μA quiescent current and 15μA shutdown current
- Constant on time control for fast transient response
- Integrates soft start to limit inrush current
- Open drain power good output
- Programmable UVLO
- Peak and valley current limit protection
- Thermal shutdown protection
- Compact package: SOP8-EP.

#### <span id="page-0-2"></span>**APPLICATIONS**

- Telecom supplies
- High-cell-count battery packs (E-bike, E-Scooter)
- Motor drives, drones
- <span id="page-0-4"></span>• High voltage post regulator



## <span id="page-0-3"></span>**TYPICAL APPLICATION CIRCUIT**

# **SILLUMIN**

# **SILM6880, SILM6881**

# **Table of Contents**



# <span id="page-2-0"></span>**PIN CONFIGURATION**



## <span id="page-2-1"></span>**PIN FUNCTION DESCRIPTIONS**



# <span id="page-2-2"></span>**ORDERING INFORMATION**





# <span id="page-3-0"></span>**FUNCTIONAL BLOCK DIAGRAM**



Figure 3. Functional Block Diagram

# <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS**



#### **Note:**

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. All voltage parameters are absolute voltages referenced to GND. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# <span id="page-4-1"></span>**RECOMMENDED OPERATION CONDITIONS**



# <span id="page-5-0"></span>**ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub> = 48V, V<sub>OUT</sub> = 5.0V, T<sub>J</sub> = 25°C for typical specifications and T<sub>J</sub> = −40°C to +150°C for minimum/maximum specifications, unless otherwise specified.



# **SiLM6880**,**SiLM6881**





# <span id="page-7-0"></span>**TYPICAL PERFORMANCE CHARACTERISTICS**

At T<sub>A</sub> = 25°C, V<sub>OUT</sub> = 12V, L<sub>O</sub>=68uH, R<sub>RON</sub> = 100kΩ, unless otherwise specified.



Figure 4. Power Conversion Efficiency(Log Scale) VOUT=12V



Figure 6. Quiescent Current vs. Temperature







Figure 5. Power Conversion Efficiency(Linear Scale) VOUT=12V



Figure 7. Quiescent Current vs. Input Voltage





Figure 8. Active Current vs. Temperature





Figure 12. Peak and Valley Current Limit vs.

Figure 9. Active Current vs. Input Voltage



Figure 11. High side and Low side Rpson vs.<br>Figure 10. FB Threshold Voltage vs. Temperature Figure 11. High side and Low side Rpson vs. **Temperature** 



Figure 13. COT On-Time vs. Input Voltage

## **FUNCTION DESCRIPTION**

#### <span id="page-9-0"></span>**Control Scheme**

The SiLM6880/81 adopts a constant on time (COT) control scheme. The COT control scheme sets a fixed on-time ton of the high-side MOSFET using a timing resistor (Ron). The ton is adjusted as input voltage changes and is inversely proportion to input voltage to maintain a fixed frequency when in continuous conduction mode (CCM). After expiration of ton, the high side MOSFET turns off until the feedback pin is equal or below the reference voltage of 1.2 V. In order to maintain stability, the feedback comparator requires a minimal ripple voltage that is in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage during the off-time must be large enough to dominate any noise present at the feedback node. The minimum recommended ripple voltage is 20 mV. Refer to **[Ripple Injection](#page-11-0)** section to ensure stability over the full input voltage range with different configuration.

Diode emulation mode (DEM) prevents negative inductor current, and pulse skipping maintains highest efficiency at light load currents by decreasing the effective switching frequency. DEM operation occurs when the low side MOSFET off as inductor valley current reaches zero. Here, the load current is less than half of the peak-to-peak inductor current ripple in CCM. Turning off the low-side MOSFET at zero current reduces switching loss, and preventing negative current conduction reduces conduction loss. Power conversion efficiency is thus higher in a DEM regulator than an equivalent forced-PWM CCM regulator. With DEM operation, the duration that both power MOSFETs remain off progressively increases as load current decreases. When this idle duration exceeds 15 μs, the regulator transitions into an ultra-low I<sub>Q</sub> mode, consuming only 10 μA quiescent current from the input.

#### <span id="page-9-1"></span>**Output Voltage Setting**



Figure 14. Output voltage setting

The SiLM6880/81 voltage regulation loop regulates the output voltage by maintaining the FB voltage equal to the internal reference voltage. The output voltage is setting by an external resistor divider.

$$
\text{V}_{\text{OUT}}{=}1.2\times(1{+}\frac{\text{R}_{\text{TOP}}}{\text{R}_{\text{BOT}}})
$$

#### <span id="page-9-2"></span>**ON-Timer Setting**

The on-time of the SiLM6880/81 is determined by the resistance between the RON and ground (Ron), and is inversely proportional to the input voltage, VIN. The inverse relationship with VIN results in a nearly constant frequency as V<sub>IN</sub> is varied.

The on time can be calculated using the below equation:

$$
t_{ON}(\mu s) = \frac{R_{ON} (k\Omega)}{2.5 \times V_{IN}}
$$

The  $R_{ON}$  can be calculated by the below equation:

$$
R_{ON}(k\Omega) = \frac{2500 \times V_{OUT}}{f_{SW}(kHz)}
$$

ton: the on time of the high side switch.

 $V_{IN}$ : the input voltage.

R<sub>ON:</sub> the resistance between the RON and ground.

Sillumin Semiconductor Co., Ltd. – [www.sillumin.com](http://www.sillumin.com/) 10 **Rev1.0, Jul 2024**



Vout: the output voltage.

fsw: the switching frequency.

Select Ron for the on-time is greater than  $t_{MIN\_ON}$  (50 ns) and is less than  $t_{MAX\_ON}$  (10µs) over the input voltage for proper operation.

#### <span id="page-10-0"></span>**External Bootstrap Capacitor**

The external bootstrap capacitor provides the gate driver voltage for internal high side MOSFET. A high quality 3.3nF 50V X7R ceramic capacitor is recommended to be placed between the BST and SW pin.

#### <span id="page-10-1"></span>**Output Inductor**

The inductor value is determined by the operating frequency, input voltage, output voltage, and inductor ripple current. As a guideline, the inductor ripple current, ΔIL, is typically set to 1/3 of the maximum load current. The inductor value can be calculated using the following equation:

$$
L = \frac{(V_{IN} - V_{OUT}) \times D}{\Delta I_L \times f_{SW}}
$$

where:

 $V_{IN}$  is the input voltage.

Vout is the output voltage.

ΔIL is the inductor ripple current.

f<sub>sw</sub> is the switching frequency.

D is the duty cycle.

The saturation current of the inductor must be larger than the peak current limit.

The rms current of the inductor should be greater than the value calculated by the following equation:

$$
I_{RMS} = \sqrt{I_{OUT}^2 + \frac{\Delta I_L^2}{12}}
$$

Where:

IRMS is the RMS current of the inductor.

IOUT is the output current.

ΔIL is the inductor ripple current.

#### <span id="page-10-2"></span>**Output Capacitor**

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. It is recommended to use an X5R or X7R ceramic capacitor, and capacitance value is greater than 10μF.

#### <span id="page-10-3"></span>**Input Capacitor**

The input decoupling capacitor attenuates high frequency noise on the input and acts as an energy reservoir. This capacitor should be a ceramic capacitor in the range of 10 µF to 47 µF and must be placed close to the VIN pin. The loop composed of this input capacitor, high-side MOSFET, and low-side MOSFET must be kept as small as possible. The voltage rating of the input capacitor must be greater than the maximum input voltage. The rms current rating of the input capacitor should be larger than the following equation:

$$
I_{RMS\_CIN} = I_{OUT} \times \sqrt{D \times (1-D)}
$$

Where:

IRMS\_CIN is the RMS current on the input capacitor.

IOUT is the output current.

D is the duty cycle.



### <span id="page-11-0"></span>**Ripple Injection**

The SiLM6880/81 adopts a COT control scheme and the PWM timing is based on the output voltage ripple feedback to the FB pin. Typically ripple generation uses an RC network consisting of RA and CA, and the switch node voltage to generate a triangular ramp that is in-phase with the inductor current. This triangular wave is the AC-coupled into the feedback node with capacitor C<sub>B</sub>. Because this circuit does not use output voltage ripple, it is suited for applications where low output voltage ripple is critical.



Figure 15. Ripple Generation Circuit

The R<sub>A</sub>, C<sub>A</sub>, C<sub>B</sub> shall meet the below equations to make sure the system is stable.

$$
C_{A} \ge \frac{10}{f_{sw} \times (R_{TOP}//R_{Born})}
$$
  

$$
R_{A} \times C_{A} \le \frac{V_{IN} \cdot V_{OUT}}{50mV} \times t_{ON}
$$
  

$$
C_{A} \ge 4 \times C_{B}
$$
  

$$
C_{B} \ge \frac{t_{TR}}{3 \times R_{TOP}}
$$

Here  $t_{TR}$  is the recovery time during the transient.

[Table 1](#page-11-2) lists several typical application cases which recommend the ripple feedback parameter selection.

<span id="page-11-2"></span>Table 1. SiLM6880/81 Ripple Generation Parameter Recommendation



## <span id="page-11-1"></span>**Enable/Under-Voltage Lockout (EN/UVLO)**

The SiLM6880/81 contains a dual-level EN/UVLO circuit. When the EN/UVLO voltage is below 1.1 V (typical), the regulator is in a low-current shutdown mode and the input current (I<sub>VIN\_SD</sub>) is dropped down to 15 μA. When the voltage is greater than 1.1 V but less than 1.5 V (typical), the regulator is in standby mode. In standby mode the internal bias regulator is active while the control circuit is disabled. When the voltage exceeds the rising threshold of 1.5 V (typical), normal operation begins.

# **LUMIN**

# **SiLM6880**,**SiLM6881**

The SiLM6880/81 also provides an UVLO programmable function. An external resistor divider from VIN to GND can be used to set the minimum operating voltage of the regulator as shown in [Figure 16.](#page-12-3) Use below equation to calculate the input UVLO turn on and turn off voltages:



Figure 16. Input UVLO threshold program

<span id="page-12-3"></span>If input UVLO is not required, the EN/UVLO pin can be used as an enable input driving by a logic signal or connecting it directly to VIN. If EN/UVLO is directly connected to VIN, the regulator begins switching as soon as the internal bias rails are active.

#### <span id="page-12-0"></span>**Internal Regulator**

The SiLM6880 integrates an internal linear regulator (VDD) that is powered from VIN with a nominal output of 5 V, eliminating the need for an external capacitor to stabilize the linear regulator. The internal VDD regulator supplies current to internal circuit blocks including the synchronous FET driver and logic circuits.

The SiLM6881 has a VCC pin which provides another input to the internal VDD regulator. When the VCC voltage is larger than 4.3V, the power supply of internal VDD regulator is switched to VCC. This feature reduces power consumption on the VDD regulator like connecting the VCC to the output of the buck as shown in [Figure 2.](#page-0-4)

#### <span id="page-12-1"></span>**Soft Start**

The SiLM6880/81 integrates an internal soft-start circuit to control the output voltage ramps up gradually, thereby reducing inrush current during the start up. The soft-start time is internally set to 3 ms.

#### <span id="page-12-2"></span>**Current limit**

The SiLM6880/81 integrates overcurrent protection with cycle-by-cycle current limiting of the peak inductor current. The high-side MOSFET current is sensed and compared every switching cycle to the peak current limit threshold.

To protect the regulator from potential current runaway conditions, the SiLM6880/81 includes a fold-back valley current limit feature that is enabled if a peak current limit is detected. As shown in [Figure 17,](#page-13-3) if the peak current in the high-side MOSFET exceeds the peak current limit threshold (1.5 A typical), the present cycle is immediately terminated regardless of the programmed on-time (ton), the high-side MOSFET is turned off and the fold-back valley current limit is activated. The low-side MOSFET remains on until the inductor current drops below this fold-back valley current limit (1.2A typical), after which the next on-pulse is initiated. This method folds back the switching frequency to prevent overheating and limits the average output current to less than 1.5 A to ensure proper shortcircuit and heavy-load protection of the SiLM6880/81.

Current is sensed after a leading-edge blanking time following the high-side MOSFET turn on transition. The propagation delay of the current limit comparator is 100 ns. During high step-down conditions when the on-time is less than 100 ns, a back-up peak current limit comparator in the low-side MOSFET also set at 1.5 A will enable the fold-back valley current limit set at 1.2 A. This current limit scheme enables ultra-low duty-cycle operation while ensuring robust protection of the regulator.

# **SiLM6880**,**SiLM6881**





Figure 17. Current limit diagram

#### <span id="page-13-3"></span><span id="page-13-0"></span>**Power Good (PGOOD)**

The power good (PGOOD) pin is an active high, open drain output that indicates if the regulator output voltage is within regulation. High indicates that the voltage at the FB pin (and, hence, the output voltage) is above 95% of the reference voltage. Low indicates that the voltage at the FB pin (and, hence, the output voltage) is below 90% of the reference voltage. PGOOD pin requires a pull-up resistor to a DC supply not greater than 30 V. The typical range of pull-up resistance is 10 kΩ to 100 kΩ.

#### <span id="page-13-1"></span>**Working Mode**

There are three working modes in the SiLM6880/81: active mode, sleep mode and shutdown mode.

The SiLM6880/81 works in shutdown mode when the voltage on the EN/UVLO pin is below 1.1 V. Both the internal linear regulator and the switching regulator are off. The quiescent current in shutdown mode drops to 15μA.

The SiLM6880/81 works in active mode when the voltage on the EN/UVLO pin is above the enable rising threshold (1.5V typical) and input voltage is above its UVLO threshold. In COT active mode, the SiLM6880/81 is in one of three modes depending on the load current:

- CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple
- Pulse skipping and diode emulation mode (DEM) when the load current is less than half of the peak-to-peak inductor current ripple in CCM operation
- Current limit CCM with peak and valley current limit protection when an overcurrent condition is applied at the output.

At the light load, as the frequency of operation decreases and  $V_{FB}$  remains above 1.2 V with the output capacitor sourcing the load current for greater than 15 μs, the SiLM6880/81 enters sleep mode. The input quiescent current (IVIN\_SLEEP) required by the SiLM6880/81 decreases to 20 μA in sleep mode, improving the light-load efficiency of the regulator. In the sleep mode all internal controller circuits are turned off to ensure very low current consumption. Such low IVIN\_SLEEP renders the SiLM6880/81 as the best option to extend operating lifetime for off-battery applications. The FB comparator and internal bias rail are active to detect when the FB voltage drops below the internal reference and the regulator transitions out of sleep mode into active mode. There is a 9 μs wake-up delay from sleep to active states.

#### <span id="page-13-2"></span>**Thermal Protection**

In the event that the SiLM6880/81 junction temperature exceeds 175°C, the thermal shutdown circuit turns off the regulator. A 15°C hysteresis is included so that the SiLM6880/81 does not recover from thermal shutdown until the on-chip temperature drops below 160°C. Upon recovery, soft start is initiated prior to normal operation.



# <span id="page-14-0"></span>**PACKAGE CASE OUTLINES**









| <b>Dimension</b> | <b>MIN</b>   | <b>TYP</b> | <b>MAX</b>  |
|------------------|--------------|------------|-------------|
| А                |              |            | 1.70        |
| A <sub>1</sub>   | $\mathbf{0}$ |            | 0.15        |
| A <sub>2</sub>   | 1.25         |            |             |
|                  | 0.40         | 0.84       | 1.27        |
| L1               |              | 1.04       |             |
| θ                | $0^{\circ}$  |            | $8^{\circ}$ |
| b                | 0.31         |            | 0.51        |
| b1               | 0.28         |            | 0.48        |
| Ċ                | 0.10         |            | 0.25        |
| C <sub>1</sub>   | 0.10         |            | 0.25        |
| D                | 4.70         | 4.90       | 5.10        |
| D <sub>1</sub>   | 1.50         | 3.30       | 3.40        |
| E                | 5.80         | 6.00       | 6.20        |
| E1               | 3.80         | 3.90       | 4.05        |
| E <sub>2</sub>   | 1.00         | 2.40       | 2.50        |
| e                | 1.02         | 1.27       | 1.52        |
| Unit:<br>mm      |              |            |             |

Figure 18. SOP8-EP Outline Dimensions



# <span id="page-15-0"></span>**REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

