

# 30V, 5A Dual-Channel Low-Side Gate Driver

## GENERAL DESCRIPTION

The SiLM27624LN is a dual-channel, high-speed, low-side gate drivers that can effectively drive MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, SiLM27624LN can source and sink high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay, typically 20ns.

The SiLM27624LN provides 5.0 A source, 5.0 A sink peak-drive current capability at 12V VDD supply.

## APPLICATIONS

- Switching mode power supplies
- DC-to-DC converters
- Motor Control, solar power
- Gate drive for emerging wide band-gap power devices such as GaN

## FEATURES

- Two independent gate drive channels
- 5.0 A peak source and 5.0 A peak sink current drive capability
- Fast propagation delay (20ns typical)
- Fast rise and fall time (7ns and 6ns typical)
- 4.5 to 30V single supply range
- Under-voltage lockout
- TTL and CMOS compatible input logic threshold
- Ability to handle negative voltages (-5V) at inputs
- 2ns typical delay matching between two channels
- Two outputs are paralleled for higher drive current
- Outputs held in low when inputs floating
- Operating temperature range of -40°C to 150°C
- SOP8 package

## TYPICAL APPLICATION CIRCUIT





Figure 1. SiLM27624LN Typical Application Circuit

---

**Table of Contents**

General Description.....	1
Applications.....	1
Features.....	1
Typical Application Circuit .....	1
PIN Configuration.....	3
PIN Description .....	3
Functional Block Diagram.....	4
Absolute Maximum Ratings <sup>1,2,3</sup> .....	5
Recommended Operation Conditions .....	5
Ordering Information.....	5
Dynamic Electrical Characteristics .....	6
Static Electrical Characteristics .....	6
Feature Description .....	8
VDD and Under-Voltage Lockout.....	8
Input Stage .....	8
Output Stage .....	8
Package Case Outlines .....	9
Revision History.....	10

**PIN CONFIGURATION**

Package	Pin Configuration (Top View)
SOP8	

**PIN DESCRIPTION**

No.	Pin	Description
1,8	NC	No connect.
2	INA	Input of channel A. the OUTA is in phase with INA. OUTA is held low if INA is floating due to the internal pull down resistor. Recommend to connect the INB to ground if this pin is not used.
3	GND	Ground. All signals are referenced to this pin.
4	INB	Input of channel B. the OUTB is in phase with INB. OUTB is held low if INB is floating due to the internal pull down resistor. Recommend to connect the INB to ground if this pin is not used.
5	OUTB	Output of channel B.
6	VDD	Bias Supply Input.
7	OUTA	Output of channel A

**FUNCTIONAL BLOCK DIAGRAM**




Figure 2. SiLM27624LN Block Diagram

**ABSOLUTE MAXIMUM RATINGS<sup>1,2,3</sup>**

Symbol	Description	Min.	Max.	Units
V <sub>DD</sub>	Supply voltage	-0.3	33	V
OUTA, OUTB	Continuous voltage on OUTx	-0.3	V <sub>DD</sub> +0.3	
	Repetitive pulse less than 200ns <sup>4</sup>	-2	V <sub>DD</sub> +0.3	
INA, INB	Voltage on INA, INB.	-6	33	V
T <sub>J</sub>	Operation junction temperature range	-40	150	°C
T <sub>L</sub>	Lead temperature (soldering, 10 seconds)		300	
T <sub>S</sub>	Storage temperature	-55	150	

- 1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) All voltages are with respect to GND unless otherwise noted.
- 3) These devices are sensitive to electrostatic discharge; follow proper device-handling procedures.
- 4) Values are verified by characterization on bench.

**RECOMMENDED OPERATION CONDITIONS**

Over operating free-air temperature range (unless otherwise noted)

Symbol	Definition	Min	Max	Units
V <sub>DD</sub>	Supply voltage	4.5	30	V
INA, INB	Input voltage	-5	30	
T <sub>J</sub>	Operation junction temperature range	-40	150	°C

**ORDERING INFORMATION**

Order Part No.	UVLO	Package	QTY
SiLM27624LNCA-DG	4.2V	SOP8, Pb-Free	2500/Reel

## DYNAMIC ELECTRICAL CHARACTERISTICS

$V_{DD} = 12V$ ,  $T_A=T_J = -40^{\circ}C$  to  $125^{\circ}C$ , typical values are specified at  $25^{\circ}C$  unless otherwise noted.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_R$	Rise time <sup>1</sup>	$C_{LOAD} = 1.8\text{ nF}$		7	11	ns
$t_F$	Fall time <sup>1</sup>	$C_{LOAD} = 1.8\text{ nF}$		6	8.4	
$t_M$	Delay matching between two channels	$INA = INB$ , OUTA and OUTB at 50% transition point			2	
$t_{PW}$	Minimum input pulse width that changes the output state			13	15	
$t_{D1}, t_{D2}$	Input to output propagation delay <sup>1</sup>	$C_{LOAD} = 1.8\text{ nF}$ , 5 V input pulse		20	27	

## STATIC ELECTRICAL CHARACTERISTICS

$V_{DD} = 12V$ ,  $T_A=T_J = -40^{\circ}C$  to  $125^{\circ}C$ , typical values are specified at  $25^{\circ}C$  unless otherwise noted.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{VDD\_OFF}$	VDD startup current	$V_{DD} = 3.4\text{ V}$ , $INA=INB=3.3V$		110	270	$\mu A$
$I_{VDD}$	VDD static current	$INA=INB=3.3V$		810	1300	$\mu A$
		$INA=INB=0V$		600	900	$\mu A$
$I_{VDD\_OP}$	VDD operating current	$INA = INB = PWM$ , 1000kHz, no load at output		3.6	4.1	mA
<b>Under Voltage Lockout (UVLO)</b>						
$V_{DD\_UV\_R}$	VDD UVLO rising threshold	SiLM27624LNLN	3.9	4.2	4.5	V
$V_{DD\_UV\_F}$	VDD UVLO falling threshold	SiLM27624LNLN	3.6	3.9	4.2	V
$V_{DD\_UV\_HYS}$	VDD UVLO hysteresis	SiLM27624LNLN		0.3		V
<b>Input (INA, INB)</b>						
$V_{IN\_H}$	Input signal high threshold		1.8	2	2.3	V
$V_{IN\_L}$	Input signal low threshold		0.8	1	1.2	V
$V_{IN\_HYS}$	Input signal hysteresis			1		V
$R_{IN}$	Inx pin pulldown resistor	$INx=3.3V$		120		k $\Omega$
<b>Output (OUTA, OUTB)</b>						
$I_{SRC}$	Source peak current	$C_L = 0.22\text{ }\mu F$		5.0		A
$I_{SNK}$	Sink peak current	$C_L = 0.22\text{ }\mu F$		5.0		A

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>OH</sub>	High level output voltage	I <sub>o</sub> = -10 mA, V <sub>DD</sub> -V <sub>O</sub>		7.2	14	mV
V <sub>OL</sub>	Low output voltage	I <sub>o</sub> = 10 mA		4.5	8.5	mV
R <sub>OH</sub>	Output pull-up resistance	I <sub>o</sub> = -10 mA	0.52	0.72	1.2	Ω
R <sub>OL</sub>	Output pull-down resistance	I <sub>o</sub> = 10 mA	0.26	0.45	0.74	Ω




Figure 3. Input and Output Operation

## FEATURE DESCRIPTION

### VDD and Under-Voltage Lockout

The SiLM27624LN device has internal UVLO protection feature on the VDD pin supply. Whenever the driver is in UVLO condition (for example when  $V_{DD}$  voltage is less than  $V_{DD\_UV\_R}$  during power up and when VDD voltage is less than  $V_{DD\_UV\_F}$  during power down), this circuit holds all outputs low, regardless of the status of the inputs. This hysteresis helps prevent chatter when low  $V_{DD}$  supply voltage have noise from the power supply and also when there are droops in the VDD bias voltage when the system starts switching and there is a sudden increase in  $I_{DD}$ .

### Input Stage

The input pins of the SiLM27624LN gate-driver are based on a TTL and CMOS compatible input threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2 V and typically low threshold = 1 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3V and 5V digital power-controller devices. SiLM27624LN also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature.

The SiLM27624LN features an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using pull-down resistors on the INA and input pins.

The input stage of each driver is driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns) with a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in SiLM27624LN definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device.

### Output Stage

Each output stage in the SiLM27624LN device is capable of supplying 5.0 A peak source and 5.0 A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out.

The channel A and channel B outputs can be paralleled to provide higher driver current capability. In such application, the INA and INB need to be connected together.

For example, in applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.



**PACKAGE CASE OUTLINES**




Figure 4. SOP8 Package Outline Dimensions

**REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

<b>Page or Item</b>	<b>Subjects (major changes since previous revision)</b>
<b>Rev 1.0 datasheet, Sep/2023</b>	
Whole document	Initial released