

600V Half Bridge Driver

PRODUCT SUMMARY

- V_{OFFSET} 600 V max.
- $I_{\text{O+/- (typ.)}}$ 290 mA/600 mA
- V_{OUT} 10 V - 22 V
- $t_{\text{on/off (typ.)}}$ 200 ns/200 ns

GENERAL DESCRIPTION

The SiLM2206 is a high voltage, high speed power MOSFET and IGBT drivers. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

FEATURES

- Floating channel designed for bootstrap operation
- Fully operational to 600 V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 V to 22 V
- Integrate boost diode
- UVLO for both high-side and low-side drivers
- 3.3 V, 5 V, and 15 V logic compatible
- Maximum negative input voltage handling on input -5V
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- Outputs in phase with inputs
- RoHS compliant
- SOP8 and SOP14 package

TYPICAL APPLICATION CIRCUIT





Figure 1. Typical Application Circuit

Table of Contents

Product Summary	1
General Description	1
Features	1
Typical Application Circuit.....	1
Pin Configuration	3
Pin Description.....	3
Ordering Information.....	3
Functional Block Diagram.....	4
Absolute Maximum Ratings	5
Recommended Operation Conditions	5
Dynamic Electrical Characteristics	6
Static Electrical Characteristics	6
Package Case Outlines	8
Revision History	10

PIN CONFIGURATION

PIN DESCRIPTION

Pin No.		Pin Name	Description
SOP8	SOP14		
1	2	V _{CC}	Low-side and logic fixed supply
2	3	HIN	Logic input for high-side gate driver output (HO), in phase
3	4	LIN	Logic input for low-side gate driver output (LO), in phase
4	5	COM	Low-side return
5	6	LO	Low-side gate drive output
6	10	V _S	High-side floating supply return
7	11	HO	High-side gate drive output
8	12	V _B	High-side floating supply
	1,7,8,9,13,14	NC	Not connected

ORDERING INFORMATION

Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY
SiLM2206CA-DG	SOP8, Pb-Free	2500/Reel
SiLM2206CJ-DG	SOP14, Pb-Free	2500/Reel

ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min.	Max.	Units
V _B	High-side floating absolute voltage	- 0.3	625	V
V _S	High-side floating supply offset voltage	V _B - 25	V _B + 0.3	
V _{HO}	High-side floating output voltage	V _S - 0.3	V _B + 0.3	
V _{CC}	Low-side and logic fixed supply voltage	- 0.3	25	
V _{LO}	Low-side output voltage	- 0.3	V _{CC} + 0.3	
V _{IN}	Logic input voltage (HIN & LIN)	- 6	V _{CC} + 0.3	
dV _S /dt	Allowable offset supply voltage transient	---	50	V/ns
P _D	Package power dissipation @ T _A ≤ +25°C	---	0.625	W
θ _{JA}	Thermal resistance, junction to ambient	---	200	°C/W
T _J	Junction temperature	---	150	°C
T _S	Storage temperature	- 55	150	
T _L	Lead temperature (soldering, 10 seconds)	---	300	

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

RECOMMENDED OPERATION CONDITIONS

Symbol	Definition	Min.	Max.	Units
V _B	High-side floating absolute voltage	V _S + 10	V _S + 22	V
V _S	High-side floating supply offset voltage	- 9	600	
V _{HO}	High-side floating output voltage	V _S	V _B	
V _{CC}	Low-side and logic fixed supply voltage	10	22	
V _{LO}	Low-side output voltage	0	V _{CC}	
V _{IN}	Logic input voltage (HIN & LIN)	- 5	V _{CC}	
T _A	Ambient temperature	- 40	125	°C

Note: The input/output logic timing diagram is shown in Figure 3. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at a 15 V differential.

DYNAMIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t_{on}	Turn-on propagation delay	$V_S = 0$ V	---	200	260	ns
t_{off}	Turn-off propagation delay	$V_S = 0$ V	---	200	260	
t_r	Turn-on rise time		---	70	120	
t_f	Turn-off fall time		---	25	60	
MT	Delay matching, HS & LS turn-on/off		---	---	50	

STATIC ELECTRICAL CHARACTERISTICS

V_{BIAS} (V_{CC} , V_{BS}) = 15 V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} , and I_{IN} parameters are referenced to COM and are applicable to all logic input leads: HIN and LIN. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
V_{IH}	Logic "1" input voltage threshold		1.6	2.0	2.4	V
V_{IL}	Logic "0" input voltage threshold		0.8	1.1	1.5	
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	$I_O = 2$ mA	---	0.05	0.2	
V_{OL}	Low level output voltage, V_O		---	0.02	0.1	
I_{LK}	Offset supply leakage current	$V_B = V_S = 600$ V	---	---	50	μ A
I_{QBS}	Quiescent V_{BS} supply current	$V_{IN} = 0$ V	---	60	80	
I_{QCC}	Quiescent V_{CC} supply current		---	180	300	
I_{IN+}	Logic "1" input bias current	$V_{IN} = 5$ V	---	8	20	
I_{IN-}	Logic "0" input bias current	$V_{IN} = 0$ V	---	---	5	
V_{CCUV+}	V_{CC} supply undervoltage positive going threshold		8	8.9	9.8	V
V_{CCUV-}	V_{CC} supply undervoltage negative going threshold		7.4	8.2	9	
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold		7	7.9	8.8	
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold		6.4	7.2	8	

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
I_{O+}	Output high short circuit pulsed current ¹	$V_O = 0\text{ V}$, $V_{IN} = \text{Logic "1"}$, $PW \leq 10\ \mu\text{s}$	130	290	---	mA
I_{O-}	Output low short circuit pulsed current ¹	$V_O = 15\text{ V}$, $V_{IN} = \text{Logic "0"}$, $PW \leq 10\ \mu\text{s}$	270	600	---	
V_{F_BSD}	Forward voltage drop from VCC to VB	$I_F = 1\text{ mA}$	---	1.9	2.8	V
R_{BSD}	Bootstrap diode on resistor		---	350	---	Ω

1) Bench characterization.




Figure 3. Input/Output Timing Diagram




Figure 4. Switching Time Waveform




Figure 5. Delay Matching Waveform

PACKAGE CASE OUTLINES




Figure 6. SOP8 Outline Dimensions




Figure 7. SOP14 Outline Dimensions

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Rev 1.0 datasheet, 2025-11-28	
Whole document	Initial datasheet release