

600V High and Low Side Driver

PRODUCT SUMMARY

•	V _{OFFSET}	600 V max.
	1.1/	2 F A / 2 A


•	IO+/-	2.3 A / 3 A
•	V _{OUT}	10 V - 20 V
•	t _{on/off} (typ.)	170ns / 170ns

GENERAL DESCRIPTION

The SiLM2186-AQ is a high voltage, high speed power MOSFET and IGBT drivers with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

FEATURES


- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Low V_{CC} operation
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, and 5 V logic compatible
- CMOS Schmitt-triggered inputs with pull-down
- Matched propagation delay for both channels
- Outputs in phase with inputs
- RoHS compliant
- SOP8 package
- AEC-Q 100 qualified for automotive



TYPICAL APPLICATION CIRCUIT

SILUMIN

PIN CONFIGURATION



PIN DESCRIPTION


No.	Pin	Description
1	HIN	Logic input for high-side gate driver output (HO), in phase
2	LIN	Logic input for low-side gate driver output (LO), in phase
3	COM	Low-side return
4	LO	Low-side gate drive output
5	Vcc	Low-side and logic fixed supply
6	Vs	High-side floating supply return
7	НО	High-side gate drive output
8	VB	High-side floating supply

ORDERING INFORMATION

Order Part No.	Package	QTY	
SiLM2186CA-AQ	SOP8, Pb-Free	2500/Reel	



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min.	Max.	Units
VB	High-side floating absolute voltage	-0.3	625	
Vs	High-side floating supply offset voltage	V _B - 25	V _B + 0.3	-
Vно	High-side floating output voltage	Vs-0.3	V _B + 0.3	v
Vcc	Low-side and logic fixed supply voltage	-0.3	25	v
Vlo	Low-side output voltage	-0.3	Vcc + 0.3	-
Vin	Logic input voltage (HIN & LIN)	-0.3	Vcc + 0.3	-
dVs/dt	Allowable offset supply voltage transient		50	V/ns
PD	Package power dissipation @ $T_A \leqslant$ +25°C		0.625	W
θ _{JA}	Thermal resistance, junction to ambient		200	°C/W
TJ	Junction temperature		150	
Ts	Storage temperature	-55	150	°C
T∟	Lead temperature (soldering, 10 seconds)		300	-

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

RECOMMENDED OPERATION conditions

Symbol	Definition	Min.	Max.	Units
VB	High-side floating absolute voltage	Vs+10	Vs + 20	
Vs	High-side floating supply offset voltage		600	
Vно	High-side floating output voltage	Vs	VB	V
Vcc	Low-side and logic fixed supply voltage	10	20	v
Vlo	Low-side output voltage	0	Vcc	
Vin	Logic input voltage (HIN & LIN)	СОМ	Vcc	1
TA	Ambient temperature	- 40	125	°C

Note: The input/output logic timing diagram is shown Figure 1. For proper operation the device should be used within the recommended conditions. The V_s offset rating is tested with all supplies biased at a 15 V differential.



DYNAMIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, V_{BS}) = 15 V, C_L = 1000 pF and T_A = -40°C to 125°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t _{on}	Turn-on propagation delay	Vs = 0 V		170	250	
t _{off}	Turn-off propagation delay	V _S = 0 V		170	250	
tr	Turn-on rise time			8	16	ns
t _f	Turn-off fall time			5	10	
MT	Delay matching, HS & LS turn-on/off				35	

STATIC ELECTRICAL CHARACTERISTICS

 V_{BIAS} (V_{CC}, V_{BS}) = 15 V and T_A = -40°C to 125°C unless otherwise specified. The V_{IN}, V_{TH}, and I_{IN} parameters are referenced to COM and are applicable to all three logic input leads: HIN and LIN. The V₀ and I₀ parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vih	Logic "1" input voltage	V _{CC} = 10 V to 20V	2.5			
VIL	Logic "0" input voltage				0.8	V
Vон	High level output voltage, VBIAS - VO	l _o = 20 mA			0.2	v
V _{OL}	Low level output voltage, V_0	10 – 20 MA		0.06	0.15	
I _{LK}	Offset supply leakage current	$V_{\rm B} = V_{\rm S} = 600 \ V$			50	
IQBS	Quiescent V _{BS} supply current	V _{IN} = 0 V	20	60	95	
Ιαςς	Quiescent Vcc supply current	VIN – O V	140	300	600	μA
I _{IN+}	Logic "1" input bias current	HIN=LIN = 5V		29	45	
l _{IN-}	Logic "0" input bias current	HIN=LIN= 0V			5	
VBSUV+	V _{BS} supply undervoltage positive going threshold		8	8.9	9.8	V
V _{BSUV-}	V _{BS} supply undervoltage negative going threshold		7.4	8.2	9	v
Vccuv+	V _{CC} supply undervoltage positive going threshold		8	8.9	9.8	V
Vccuv-	V _{cc} supply undervoltage negative going threshold		7.4	8.2	9	•
I _{O+}	Output high short circuit pulsed current ¹		1.5	2.5		А
lo-	Output low short circuit pulsed current ¹	$\label{eq:Vo} \begin{split} V_{O} &= 15 \ V, \ V_{IN} = Logic \ ``0", \\ PW &\leq 10 \ \mu s \end{split}$	2	3.0		

1) only bench test

SILLUMIN

SWITCHING AND TIMING RELATIONSHIPS

The relationships between the input and output signals of the SILM2186-AQ are illustrated Figure 1 and Figure 2. These figures show the definitions of several timing parameters (i.e., ton, toff, tr, and tf) associated with this device.




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform






Figure 3. Delay Matching Waveform




PACKAGE CASE OUTLINES





B-B



IJ			
 Dimension	MIN	NOM	MAX
А	-	-	1.75
A1	0.04	-	0.25
A2	1.25	-	-
L	0.4	0.835	1.27
L1	-	1.04	-
L2	-	0.25	-
θ	0	-	8
b	0.31	-	0.51
b1	0.28	-	0.48
Č	0.1	-	0.25
c1	0.1	-	0.25
D	-	4.9	-
E	-	6	-
E1	-	3.9	-
е		1.27 BSC	
	Unit	mm	

Figure 4. SOP8 Outline Dimensions

SILUMIN

REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)		
Rev 1.0 Datasheet, 2024-11-26			
Whole document	Initial datasheet release		